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Abstract—Through self-consistent quantum transport simula-
tions, we evaluate the RF performance of monolayer graphene
FETs in the bias region of negative output differential resistance.
We show that, compared to the region of quasi-saturation, a
voltage gain larger than 10 can be obtained, at the cost of a
decrease in the maximum oscillation frequency of about a factor
of 1.5–3 and the need for a careful circuit stabilization.
Index Terms—Graphene FET, negative differential resistance,
terahertz operation, voltage amplifier.
I. INTRODUCTION
GRAPHENE has been suggested as a promising materialfor analog and radio-frequency (RF) applications due
to its exceptional electrical properties. In particular, the high
mobility and large group velocity can translate to a high device
transconductance gm and high cut-off frequency fT , and there
is no need for a band gap to switch off the device as in digital
applications [1]. Fabricated graphene field-effect transistors
(GFETs) exhibiting fT of hundreds of gigahertz have already
been reported [2]–[5], together with the first applications [6]–
[9]. However, challenges still remain. Particularly in short-
channel devices, where velocity saturation does not occur,
the lack of a band gap leads to poor current saturation (i.e.,
pronounced drain conductance gd), which negatively affects
the device performance as an amplifier. This is especially
true at low frequency, where the ability to amplify signals
is expressed by the intrinsic voltage gain gm/gd, which is
limited to only few units in monolayer GFETs [8]–[11], with
a record value of 5.3 for channel lengths of the order of 1 µm.
While voltage gain is not strictly necessary at high frequency,
a large gd also contributes to degrade to some extent the
maximum oscillation frequency fmax, which is the maximum
frequency at which power gain can be be obtained, and, in
many applications, represents a more important figure of merit
than fT [12].
To address the above issues, the use of bilayer graphene,
where a band-gap can be introduced through a vertical electric
field, has been suggested and values of gm/gd as high as
35 have been experimentally demonstrated [13], [14]. In this
paper, as an alternative approach, we study whether the RF
performance of monolayer GFETs, in particular the voltage
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Fig. 1. Longitudinal cross-section of the device under study. The graphene
layer is indicated by the black dots. The function of the back-gate is to dope
electrostatically the graphene underlap regions between the top gate and the
source and drain contacts. The source voltage is taken as the reference.
gain, can be improved by choosing the bias point in the
region of negative differential drain resistance (NDR), i.e., of
negative gd. Such NDR has been observed experimentally in
long-channel devices [15], [16] and predicted by numerical
simulations for short-channel lengths as well [17]–[22], but an
analysis of the device small-signal behavior in the NDR region
has not been reported yet. Obviously, a device with negative
gd cannot be used as amplifier with a high-impedance load,
since the resulting circuit is unstable. However, if the load
impedance 1/GL is sufficiently low, the parallel of gd and
GL can be made positive and, in principle, smaller than the
achievable values of gd in the standard bias region of quasi-
saturation, thus potentially resulting in a higher voltage gain.
The objective of the paper is to numerically investigate
the feasibility of the above idea. Steady-state simulations are
performed to compute the dc I–V and Q–V characteristics of
the device, which allow the extraction of the parameters of a
small-signal equivalent circuit and, ultimately, of the analog
and RF figures of merit. The device structure, simulation
model, and small-signal model are described in Section II.
The I–V characteristics are presented in Section III, where
the connection between gm and the underlying device physics
is also clarified. The circuit stability of the device in the
common-source configuration, for a bias point in the NDR
region, is analyzed in detail in Section IV. RF performance is
discussed in Section V, followed by conclusions in Section VI.
II. DEVICE STRUCTURE AND MODEL
We consider the dual-gate device structure represented in
Fig. 1, which is similar to the experimental one in [4], although
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Fig. 2. (a) Small-signal equivalent circuit. Here, the unprimed/primed symbols indicate the intrinsic/extrinsic device terminals. (b) Definition of the intrinsic
parameters where k, l ∈ {g, d, s, b} [23]. QG and QB are the charges on the top gate and back gate, respectively; QS and QD are the charges on the
graphene layer attributed to the source and drain terminals, respectively.
more aggressively scaled. A gate length Lg of 20 nm is
assumed. The top dieletric layer is Al2O3 (κ = 9.5), while the
back dielectric is silicon oxide with thickness of 10 nm. The
top oxide thickness tox and the back-gate-to-source voltage
VBS are treated as parameters. Nominal values are: tox =
1.2 nm (effective oxide thickness EOT = 0.5 nm) and VBS =
9 V. Contrary to previous simulations of NDR in GFETs, we
do not assume metal-doped [19], [20] or chemically-doped
[21], [22] source and drain regions, but instead we let the
doping of the graphene underlap regions between the top
gate and the source and drain contacts be controlled by the
back gate. The effective doping corresponding to VBS = 9 V
is about 1.9 × 1013 cm−2. From a technological point of
view, such electrostatic doping technique is easier and more
controllable, although the dual gate structure introduces some
complications due to the additional wiring and management
of the high back-gate voltage.
The simulations are performed using an in-house developed
code for GFETs, based on the self-consistent solution of
the 2D Poisson equation and the ballistic non-equilibrium
Green’s function (NEGF) equations [24], with a pz tight-
binding Hamiltonian and a mode-space solution approach. The
model is the same as the one in [19] but with a different
treatment of the interfaces: the source and drain self-energies
are computed with the metal-graphene coupling strength ∆ set
to zero, and Neumann boundary conditions instead of Dirichlet
are used in Poisson’s equation at the source and drain ends.
Moreover, instead of assuming a finite channel width with
periodic boundary conditions as in [19], the device is taken to
be infinite in the transverse direction, so that sums over modes
are replaced by integrals over the transverse wavevector. The
latter are performed by a Gaussian quadrature with 40 k-
points.
The small-signal frequency behavior of the device is an-
alyzed through the usual quasi-static approximation, which
consists in constructing a small-signal equivalent circuit,
whose resistive and capacitive elements are extracted from
the dc characteristics of charge and current at the various
terminals (Fig. 2). The small-signal circuit model is the same
used for silicon MOSFETs [23], with the back gate acting
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Fig. 3. Output characteristics for VDS > 0 and VGS ≥ −0.4 V, corre-
sponding to an n-type channel (left), and for VDS < 0 and VGS ≤ −0.8 V,
corresponding to a p-type channel (right). At high absolute values of drain
bias, quasi-saturation is observed in one case while NDR, i.e. negative drain
conductance gd, in the other.
as bulk terminal. The source/drain charge QS/D is taken
equal to the charge contribution relative to injection from
source/drain of the ballistic transport model. Other charge-
partitioning schemes are possible: the authors of [25] have
checked that different choices of QS and QD (with fixed
sum QS + QD) have a negligible impact on their results.
Source, drain, and gate contact resistances Rs, Rd, and Rg
are included in the model as additional parameters. External
parasitic capacitances are modeled according to [26], i.e.
through additional capacitive elements between the intrinsic
(Cint) and extrinsic (Cext) gate-source and gate-drain pairs of
terminals. Unless stated otherwise, we set Rg , Cint, and Cext
to zero.
III. DC CHARACTERISTICS
The ouput characteristics of the reference device are shown
in Fig. 3, in two regions of the VDS–VGS plane: in the first case
(VDS > 0 and VGS ≥ −0.4 V) the device operates as an n-
type FET and shows quasi-saturation [26], [27]; in the second
case (VDS < 0 and VGS ≤ −0.8 V), the device operates as a p-
type FET and exhibits NDR, confirming previous simulations
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Fig. 4. Transfer characteristics (top) and corresponding transconductance
gm vs. VGS (bottom) at VDS = 0.45 V (left) and VDS = −0.45 V (right),
for the three pairs of EOT and VBS values indicated in the legend.
of GFETs with metal-doped [19], [20] and chemically-doped
[21], [22] source and drain regions. The different behavior is
due to the formation of either an n-n-n or an n-p-n double junc-
tion [20]. The agreement with experiments [15], [16] is only
qualitative due to the gap between the conditions considered
in the simulation (20-nm channel length and ballistic transport
in ideal graphene) and the limitations of the present graphene
technology (e.g., contact resistance and interface effects).
NDR is obtained at the cost of lower ID and transcon-
ductance gm, as is evident from the trans-characteristics and
the corresponding gm vs. VGS plots in Fig. 4. The peak gm
decreases by more than a factor of four. The reason can be
ascribed to: (i) reduced transmission due to double band-to-
band tunneling across the n-p-n junction [28]; (ii) a transport-
mode bottleneck effect induced by the Dirac point at the drain
side [20]. Similar asymmetric performance with respect to top
gate bias in dual-gated structures is observed in experiments
[29], [30]. In Fig. 4, we also show the results obtained by
increasing tox to 2.4 nm (EOT = 1 nm) or by lowering VBS to
5 V (effective doping of 1×1013 cm−2). As one might expect,
a larger EOT leads to significant degradation of the peak
gm, in both bias regions, due to reduced electrostatic control
of the top gate on the channel potential. In the bias region
corresponding to NDR, a lower VBS also goes in the direction
of decreasing the peak gm, highlighting the importance of a
heavy doping of the source and drain regions in this transport
regime. Increasing further the drain degeneracy with respect
to the case with VBS = 9 V would require the use of a high-κ
substrate material, for the vertical electric field in the back
dielectric is already close to the SiO2 limit of 1 V/nm at
VBS = 9 V. On the other hand, since a higher κ also implies
a larger back gate capacitance, the back oxide thickness (and
consequently VBS) should be increased to avoid a counter-
productive effect on gm.
The extracted small-signal parameters for the bias points of
peak gm of the quasi-saturation and NDR regions are provided
for reference in Table I. Since the Q–V characteristics (not
shown) were found to be affected by numerical noise, we
used a Savitsky-Golay filter of order two [31] to compute the
(a) (b) (c)
Fig. 5. (a) Representation in terms of Y -parameters of the GFET connected
to the source and load networks and symbol definitions. (b-c) Models for the
source and load admittances, respectively, which were used to evaluate circuit
stability. LA and LL represent parasitic inductances.
parameters in Table I, rather than using finite differences as
for the gm plots in Fig. 4.
IV. STABILITY ANALYSIS
In this section, we study the stability of the reference device
in the common-source configuration, at VDS = −0.45 V and
VGS = −1.3 V (operating point of peak gm of the NDR
region). We consider a channel width W = 1 µm. From the
small-signal circuit of Fig. 2, one can derive the expressions
of the Y -parameters of the extrinsic transistor Y11 . . . Y22,
which allow to compute the output and input admittances
Yout and Yin as a function of the source and load admittances
YA and YL, respectively (see circuit in Fig. 5(a) for symbol
definitions). Regarding the functional dependence of YA and
YL on frequency f , we assume the circuit models in Figs. 5(b)-
(c), where LA and LL represent series parasitic interconnect
inductances.
The stability of an RF amplifier is usually ensured by
requiring that both Yout and Yin have a positive real part in
the whole frequency range where the amplifier behaves as an
active network [32]:
ℜ{Yout} > 0, ℜ{Yin} > 0. (1)
The “stability circles” technique then allows to find on the
Smith chart the range of values of YA and YL for which (1) are
satisfied at each frequency. Such approach, however, cannot
be applied in the present case, since ℜ{Yout} is potentially
negative at low frequency, where the device is unilateral. The
real part of Yout is plotted as a function of frequency in Fig. 6-
left for the case of |YA| ≡ ∞ (short-circuit at the input port)
and for values of Rs = Rd from 200 down to 50 Ω · µm, i.e.
from typical experimental values down to best achievable ones
[33]. The low-frequency value of Yout, given by the output
conductance gout of the extrinsic transistor
gout =
gd
1 + (Rs +Rd)gd +Rs(gm + gmb)
, (2)
is strongly affected by the source and drain contact resistances,
as shown in the figure, but is independent of YA. We note that
stability is still possible if
ℜ{Yout + YL} > 0, ℜ{Yin + YA} > 0, (3)
which represent less restrictive requirements than (1). Ac-
ceptable values of YA and YL must satisfy both inequalities
simultaneously. Let us first start by assuming |YA| ≡ ∞. We
4TABLE I
INTRINSIC SMALL-SIGNAL PARAMETERS AT VDS = 0.45 V AND VGS = 0.2 V (SAT.), AND AT VDS = −0.45 V AND VGS = −1.3 V (NDR).
Cgd Cgs Csd Cgb Cbd Cbs Cm Cmb Cmx gm gmb gd
[aF/µm] [aF/µm] [aF/µm] [aF/µm] [aF/µm] [aF/µm] [aF/µm] [aF/µm] [aF/µm] [mS/µm] [mS/µm] [mS/µm]
Sat. 221 565 273 37 50 84 -306 -9 -3 17.1 0.8 5.0
NDR -100 985 617 30 42 87 169 8 8 3.8 ≃ 0 -6.1
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Fig. 6. Stability analysis at the output port for a 1-µm-wide device at
VDS = −0.45 V and VGS = −1.3 V (NDR regime). Left: real part of
the output admittance Yout as a function of frequency for different values of
source/drain contact resistance, assuming short-circuit at the input port. Right:
real part of Yout+YL vs. frequency for fixed values of contact resistance and
GL, and for different LL, LA, and RA, as indicated in the legend. Negative
values of ℜ{Yout + YL} indicate circuit instability.
consider here a value of contact resistance of 100 Ω · µm, for
which gout = −37.9 mS. To satisfy the first inequality in (3) at
low frequency, the negative value of gout must be compensated
by a load conductance GL > −gout, as already mentioned in
Section I. However, a too large parasitic inductance LL might
cancel the effect of GL at high frequency, as illustrated by the
plot of ℜ{Yout + YL} in Fig. 6-right for different values of
LL (see only the curves with LA = RA = 0, the other ones
being discussed later). We find that LL must be limited to
≈ 10 pH, an upper bound which should be compatible with an
integrated version of the amplifier. Having fixed the values of
GL and LL this way, we look for values of load capacitance
CL, source resistance RA, and LA that allow to satisfy the
second inequality in (3). As shown in Fig. 7-left, the real part
of Yin is not significantly affected by CL. Its negative plateau
can be compensated by sufficiently low values of RA and
LA (Fig. 7-right). We find that choosing RA = 50 Ω, which
is the typical characteristic impedance of a transmission line,
together with the same upper bound of 10 pH for LA as for
LL, provides ℜ{Yin+ YA} > 0. The stability of the circuit is
finally demonstrated by checking that the same values of RA
and LA also give ℜ{Yout+YL} > 0 (triangles down in Fig. 6-
right). Of course, instead of the procedure outlined here, one
could also have tested the circuit stability using the standard
pole analysis.
In summary, we have shown that is possibile to ensure the
stability of the circuit by canceling out the negative real part of
Yout and Yin through a proper choice of the load conductance
GL and the source resistance RA, respectively. The procedure
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Fig. 7. Stability analysis at the input port for the same device and bias as
in Fig. 6, and for Rs = Rd = 100 Ω · µm. GL and LL are fixed at values
such that ℜ{Yout+YL}|YA|≡∞ > 0 (see Fig. 6-right). Left: real part of the
input admittance Yin as a function of frequency for different values of load
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RA, and for different LA. Negative values of ℜ{Yin + YA} indicate circuit
instability.
requires: (i) an estimate of the contact resistances and hence
of gout; (ii) small enough parasitic interconnect inductances
at the input and output port, or the effect of GL and RA is
made void at high frequency.
V. ANALOG AND RF METRICS
The following figures of merit are evaluated for the device
in the common-source configuration and biased in either the
NDR or quasi-saturation region: dc voltage gain Av0 =
v2/v1|f=0 with load GL, cut-off frequency fT , and maximum
oscillation frequency fmax. From the small-signal circuit in
Fig. 2, a simple expression for Av0 can be derived:
Av0 = −
gm/gd
1 +GL/gout
, (4)
where gout is given by (2). fT is obtained by extrapolating the
low-frequency short-circuit current gain |H21| = |Y21/Y11|
to unity at −20 dB/dec, and fmax by extrapolating the
low-frequency maximum stable gain MSG = |Y21/Y12| to
unity at −10 dB/dec. fmax is defined here with reference
to MSG rather than Mason’s unilater gain [32], since the
latter cannot be defined in the NDR region. In the case of
Rg = Cint = Cext = 0, analytical expressions for fT
and fmax can be derived by isolating the 1/s terms in the
expansion of Y21(s)/Y11(s) and Y21(s)/Y12(s), respectively,
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Fig. 8. Plots of voltage gains |v2/v1| and |v2/vA| vs. frequency (left) and
of short-circuit current gain |H21|, MSG or MAG (depending on frequency),
and transducer gain GT vs. frequency (right). The dot-dashed curve in (left)
and the dashed curves in (right) are obtained with Rg = 4 Ω and Cint =
Cext = 0.1 fF. Device width and bias are the same as in Fig. 6–7. The other
parameters are indicated in the legend.
and by equating their magnitude to unity:
fT =
gm/(2pi)
D
, D = |Cgg [1 + (Rs +Rd)gd +Rsgmb] +
+ Cgd(Rs +Rd)gm + CgbRsgm| , (5)
fmax =
gm/(2pi)
|(Cgs + Cgd)Rsgd + Cgd [1 +Rs(gm + gmb)]|
,
(6)
where the total gate capacitance Cgg is related to the circuit
elements in Fig. 2 through Cgg = Cgs + Cgd + Cgb.
Let us start considering the peak-gm bias point of the NDR
region (VDS = −0.45 V, VGS = −1.3 V) and a value
of contact resistance Rs = Rd = 100 Ω · µm. Again, we
assume W = 1 µm. Fig. 8-left shows the frequency magnitude
response of the voltage gain v2/v1 for different values of
GL (and fixed values of CL and LL). In accordance with
(4), the low-frequency value |Av0| is strongly peaked around
GL = −gout ≈ 37.9 mS. If the difference between GL
and −gout is less than 5%, a voltage gain larger than 10
can be obtained. Furthermore, the larger the gain, the smaller
the corresponding bandwidth, resulting in an approximately
constant gain-bandwidth product GBW of about 200 GHz.
In the same figure, we also plot the frequency response of
|v2/vA| for GL = 37.9 mS (see legend for values of RA
and LA), which is found to be almost identical to |v2/v1|,
indicating a minor effect of the source admittance. Even when
including the additional parasitics Rg , Cint, and Cext, the
frequency response does not change significantly. The value
of Rg = 4 Ω considered here has been calculated in a similar
way to [25], by assuming a tungsten gate (resistivity of
56 nΩ·m) of dimensions W × Lg × tg = 1 µm × 20 nm
× 60 nm, contacted on both sides [23, Eq. 9.6.2]. The value
of Cint = Cext = 0.1 fF is the same as in [26]. In Fig. 8-
right the frequency response of the current gain |H21| and
of MSG is reported. For high enough frequencies, where the
transistor becomes unconditionally stable, MSG is replaced
by the maximum available gain MAG [32] (almost invisible
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wide device at VDS = 0.45 V and VGS = 0.2 V (quasi-saturation regime).
The dashed curves are obtained with Rg = 4 Ω and Cint = Cext = 0.1 fF.
The other parameters are indicated in the legend.
in Fig. 8-right). In the case of Rg = Cint = Cext = 0, values
of fT = 2.3 THz and fmax = 890 GHz are extracted. For
comparison purposes, we also plot the transducer power gain
GT , obtained with source and load parameters (see legend)
that ensure the stability of the amplifier. It can be seen that
GT falls off to one at a frequency not too far from fmax.
Again, the inclusion of additional parasitics has only a limited
impact.
Similar plots of voltage gain, current gain, and power gain,
but for the peak-gm bias point of the quasi-saturation region
(VDS = 0.45 V, VGS = 0.2 V), are shown in Fig. 9. For
reference, Mason’s unilateral gain U is also included. Here,
the voltage gain |v2/v1| is computed in the open-circuit-
load condition, for which |Av0| takes the maximum value
gm/gd ≈ 3.4. It can be noted that the voltage gain bandwidth
is significantly wider than in the NDR regime. In the case
of Rg = Cint = Cext = 0, values of GBW = 2.1 THz,
fT = 1.1 THz and fmax = 2.7 THz are extracted. The
higher fT in the NDR case can be explained through the
beneficial effect of a negative gd in the denominator of (5),
which helps suppress the effect of the source and drain
contact resistances. Instead, the lower fmax in the NDR regime
is caused by the degradation of gm that was discussed in
Section III. Interestingly, the effect of non-zero Rg , Cint, and
Cext is stronger in the quasi-saturation regime than in the NDR
regime. This can be explained at least in the case of Cext = 0
and non-zero Rg and Cint, for which Eqs. 5–6 are still valid
with Cgs and Cgd replaced by Cgs + Cint and Cgd + Cint,
respectively: since gd and gm have opposite sign, they tend
to cancel the contributions of the capacitances. The frequency
figures of merit extracted in the different cases are reported
in Table II. All values reported here for fmax are more than
an order of magnitude higher than the best values measured
in fabricated GFETs (40–70 GHz) [10], [34], a fact that has
to be mainly attributed to the ultra-scaled EOT considered in
the simulations (0.5 nm rather than 10–20 nm). It is worth
noting that the ideal GFETs considered here compete in terms
6TABLE II
RF METRICS AT VDS = 0.45 V AND VGS = 0.2 V (SAT.), AND AT
VDS = −0.45 V AND VGS = −1.3 V (NDR).
Rg = 0 Ω Rg = 4 Ω
Cint = Cext = 0 fF Cint = Cext = 0.1 fF
Sat. NDR Sat. NDR
GBW [GHz] 2110 195 1340 172
fT [GHz] 1080 2280 672 3020
fmax [GHz] a 2700 891 1540 935
fmax,U [GHz] b 1470 1040
a Unity frequency of MSG. b Unity frequency of Mason’s unilateral gain.
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artifact of the spline interpolation.
of fmax with III-V HEMTs [35], despite the lack of current
saturation.
Due to the strong dependence of |Av0| on the ratio GL/gout
(Eq. 4), a strong dependence of |Av0| on the operating point
is expected too, leading to undesirable non-linearity. In order
to check this, we have considered the biasing circuit shown
in the inset of Fig. 10-left and of Fig. 10-right, for the
quasi-saturation and the NDR case, respectively. The circuit
equations have been solved using a spline interpolation of the
I–V characteristics with varying VBS . The resulting V2–V1
characteristics and the respective voltage gain characteristics
are shown in Fig. 10. The higher peak of the voltage gain
in the NDR region compared to the quasi-saturation region is
obtained at the cost of a much narrower voltage range available
to the input signal, which thus limits the use of the device
to small-swing signals (< 1 mV) such as those present at
the input of a high-speed pre-amplifier stage. While in the
quasi-saturation regime the voltage transfer characteristics are
similar to those obtained in graphene complimentary inverter
amplifiers [36], [37], in the NDR case they resemble the
typical characteristics of an inverter amplifier with a high-
gain region, thus suggesting negative feedback applications.
It should be noted, however, that the output voltage swing is
quite limited (< 20 mV).
VI. CONCLUSIONS
In this work, we have investigated the possibility of employ-
ing a GFET biased in the region of NDR to achieve higher
voltage gains in RF applications. Through a small-signal
analysis with parameters extracted from atomistic quantum
transport simulations, the stability and RF performance of the
transistor in the common-source amplifier configuration have
been evaluated. Stability has been found to be a critical issue:
compensation of the negative real part of the input and output
admittances is required by means of a careful calibration of the
source and load networks. Such compensation can be unfeasi-
ble if the series parasitic inductance is too large. Voltage gains
exceeding the intrinsic gain in the quasi-saturation regime
and larger than 10 can actually be achieved. However, this
comes at the expenses of a voltage swing available to the
input signal smaller than 1 mV and of a reduced bandwidth.
Also, fmax is found to be smaller than in the quasi-saturation
regime as a result of a four-fold decrease of gm, which is
intrinsically related to the device physics responsible for the
NDR mechanism.
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